Posts

Showing posts from June, 2017

CHAPTER # 14 PROCESSOR STRUCTURE AND FUNCTIONS

Image
Q# 07 Consider the timing diagram of Figures 12.10. Assume that there is only a two-stage pipeline (fetch, execute). Redraw the diagram to show how many time units are now needed for four instructions. SOLUTION:                                                             TIME INSTRUCTIONS 1 2 3 4 5 INS 1 F E INS 2 F E INS 3 F E INS 4 F E Q#8 Assume a pipeline with four stages: fetch instruction (FI), decode instruction and calcula...